September 1996

# NDS356AP P-Channel Logic Level Enhancement Mode Field Effect Transistor

## **General Description**


FAIRCHILD


SEMICONDUCTOR TM

SuperSOT<sup>™</sup>-3 P-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications such as notebook computer power management, portable electronics, and other battery powered circuits where fast high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

## Features

- -1.1 A, -30 V,  $R_{DS(ON)} = 0.3 \Omega$  @ V<sub>GS</sub>=-4.5 V  $R_{DS(ON)} = 0.2 \Omega$  @ V<sub>GS</sub>=-10 V.
- Industry standard outline SOT-23 surface mount package using proprietary SuperSOT<sup>™</sup>-3 design for superior thermal and electrical capabilities.
- High density cell design for extremely low R<sub>DS(ON)</sub>.
- Exceptional on-resistance and maximum DC current capability.





### **Absolute Maximum Ratings** $T_{A} = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter		NDS356AP	Units
V <sub>DSS</sub>	Drain-Source Voltage		-30	V
V <sub>GSS</sub>	Gate-Source Voltage - Continuous		±20	V
I <sub>D</sub>	Maximum Drain Current - Continuous	(Note 1a)	±1.1	А
	- Pulsed		±10	
P <sub>D</sub>	Maximum Power Dissipation	(Note 1a)	0.5	W
		(Note 1b)	0.46	
T <sub>J</sub> ,T <sub>STG</sub>	Operating and Storage Temperature Ra	nge	-55 to 150	°C
THERMA	L CHARACTERISTICS			
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient (Note 1a)		250	°C/W
R <sub>ØJC</sub>	Thermal Resistance, Junction-to-Case	(Note 1)	75	°C/W

Symbol	Parameter	Conditions		Min	Тур	Max	Units
OFF CHA	RACTERISTICS						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 V, I_{D} = -250 \mu A$		-30			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -24 V, V_{GS} = 0 V$				-1	μA
			T <sub>J</sub> =55°C			-10	μA
I <sub>GSSF</sub>	Gate - Body Leakage, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$	·			100	nA
I <sub>GSSR</sub>	Gate - Body Leakage, Reverse	$V_{GS} = -20V, V_{DS} = 0 V$				-100	nA
ON CHAR	ACTERISTICS (Note 2)				•		
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \ \mu A$ $T_{J} = 125^{\circ}$		-0.8	-1.6	-2.5	V
			T <sub>J</sub> =125°C	-0.5	-1.3	-2.2	]
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS} = -4.5 \text{ V}, I_{D} = -1.1 \text{ A}$			0.25	0.3	Ω
			T <sub>J</sub> =125°C		0.35	0.4	1
		$V_{GS} = -10 \text{ V}, \text{ I}_{D} = -1.3 \text{ A}$			0.14	0.2	
I <sub>D(ON)</sub>	On-State Drain Current	$V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$		-3			А
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = -5 V, I_{D} = -1.1 A$			2		S
DYNAMIC	CHARACTERISTICS						.1
C	Input Capacitance	$V_{DS} = -10 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$ f = 1.0 MHz			280		pF
C <sub>oss</sub>	Output Capacitance				170		pF
C <sub>rss</sub>	Reverse Transfer Capacitance				65		pF
SWITCHIN	IG CHARACTERISTICS (Note 2)				1		.1
t <sub>D(on)</sub>	Turn - On Delay Time	$\frac{V_{\text{DD}} = -10 \text{ V}, \text{ I}_{\text{D}} = -1 \text{ A},}{V_{\text{GS}} = -10 \text{ V}, \text{ R}_{\text{GEN}} = 50 \Omega}$			8	15	ns
t,	Turn - On Rise Time				17	30	ns
t <sub>D(off)</sub>	Turn - Off Delay Time				53	90	ns
t,	Turn - Off Fall Time				38	80	ns
Q <sub>g</sub>	Total Gate Charge	$V_{DS} = -10 \text{ V}, I_{D} = -1.1 \text{ A},$			3.4	4.4	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{GS} = -5 V$			0.7		nC
Q <sub>qd</sub>	Gate-Drain Charge				1.5		nC

Electrical Characteristics (T <sub>A</sub> = 25°C unless otherwise noted)							
Symbol	Parameter	Conditions	Min	Тур	Max	Units	
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS							
I <sub>s</sub>	Maximum Continuous Source Current				-0.42	А	
I <sub>SM</sub>	Maximum Pulsed Drain-Source Diode Forward Current				-10	А	
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 V, I_{S} = -0.42 \text{ (Note 2)}$		-0.8	-1.2	V	


Notes:
1. R<sub>eux</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>euc</sub> is guaranteed by design while R<sub>euc</sub> is determined by the user's board design.

 $P_D(t) = \frac{T_J - T_A}{R_{\theta JA}(t)} = \frac{T_J - T_A}{R_{\theta JC} + R_{\theta CA}(t)} = I_D^2(t) \times R_{DS(ON)@T_J}$ 


Typical  $R_{_{\theta^{JA}}}$  using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:


a. 250°C/W when mounted on a 0.02  $\mbox{in}^2$  pad of 2oz copper.

b. 270°C/W when mounted on a 0.001 in² pad of 2oz copper.




Scale 1 : 1 on letter size paper 2. Pulse Test: Pulse Width  $\leq$  300µs, Duty Cycle  $\leq$  2.0%.





NDS356AP Rev.C1



NDS356AP Rev.C1

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DenseTrench™ DOME™ **EcoSPARK™** E<sup>2</sup>CMOS<sup>™</sup> EnSigna™ FACT™ FACT Quiet Series™ FAST ® FASTr™ FRFET™ GlobalOptoisolator<sup>™</sup> POP<sup>™</sup> GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

**OPTOLOGIC™** OPTOPLANAR™ PACMAN™ Power247™ PowerTrench<sup>®</sup> QFET™ QS™ QT Optoelectronics<sup>™</sup> Quiet Series<sup>™</sup> SILENT SWITCHER®

SMART START™ VCX™ STAR\*POWER™ Stealth™ SuperSOT<sup>™</sup>-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8 SyncFET™ TinyLogic™ TruTranslation<sup>™</sup> UHC™ UltraFET<sup>®</sup>

STAR\*POWER is used under license

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

**Definition of Terms** 

Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	In Design First Production Full Production